# PAGE MODE FLASH MEMORY

**CMOS** 

# 16M (2M $\times$ 8/1M $\times$ 16) BIT

### MBM29PL160TD-75/-90/MBM29PL160BD-75/-90

#### **■ FEATURES**

• Single 3.0 V read, program and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with MASK ROM pinouts

48-pin TSOP (I) (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- Minimum 100,000 program/erase cycles
- High performance

25 ns maximum page access time (75ns maximum random access time)

- An 8 words page read mode function
- · Sector erase architecture

One 8K word, two 4K words, one 112K word, and seven 128K words sectors in word mode One 16K byte, two 8K bytes, one 224K byte, and seven 256K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase

• Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded program™ Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode


Low Vcc write inhibit ≤ 2.5 V

(Continued)

#### (Continued)

- Erase Suspend/Resume
  - Suspends the erase operation to allow a read data and/or program in another sector within the same device
- Sector protection
  - Hardware method disables any combination of sectors from program or erase operations
- Temporary sector unprotection
  - Temporary sector unprotection with the software command
- 5V tolerant (Data, Address, and Control Signals)
- In accordance with CFI (Common Flash Memory Interface)

### **■ PACKAGE**



### **■** GENERAL DESCRIPTION

The MBM29PL160TD/BD is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29PL160TD/BD is offered in a 48-pin TSOP (I), and 44-pin SOP packages. The device is designed to be programmed in-system with the standard system 3.0 V  $V_{CC}$  supply. 12.0 V  $V_{PP}$  and 5.0 V  $V_{CC}$  are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29PL160TD/BD offers access times of 75 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable  $(\overline{CE})$ , write enable  $(\overline{WE})$ , and output enable  $(\overline{OE})$  controls.

The MBM29PL160TD/BD is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29PL160TD/BD is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 2.0 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 4.8 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29PL160TD/BD is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $DQ_7$  or by the Toggle Bit feature on  $DQ_6$  output pin. Once the end of a program or erase cycle has been comleted, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29PL160TD/BD memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 8K word, two 4K words, one 112K word, and seven 128K words sectors in word mode.
- One 16K byte, two 8K bytes, one 224K byte, and seven 256K bytes sectors in byte mode.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	256 Kbytes or 128 Kwords	000000H to 03FFFFH	00000H to 1FFFFH
SA1	256 Kbytes or 128 Kwords	040000H to 07FFFFH	20000H to 3FFFFH
SA2	256 Kbytes or 128 Kwords	080000H to 0BFFFFH	40000H to 5FFFFH
SA3	256 Kbytes or 128 Kwords	0C0000H to 0FFFFFH	60000H to 7FFFFH
SA4	256 Kbytes or 128 Kwords	100000H to 13FFFFH	80000H to 9FFFFH
SA5	256 Kbytes or 128 Kwords	140000H to 16FFFFH	A0000H to BFFFFH
SA6	256 Kbytes or 128 Kwords	180000H to 1BFFFFH	C0000H to DFFFFH
SA7	224 Kbytes or 112 Kwords	1C0000H to 1F7FFFH	E0000H to FBFFFH
SA8	8 Kbytes or 4 Kwords	1F8000H to 1F9FFFH	FC000H to FCFFFH
SA9	8 Kbytes or 4 Kwords	1FA000H to 1FBFFFH	FD000H to FDFFFH
SA10	16 Kbytes or 8 Kwords	1FC000H to 1FFFFFH	FE000H to FFFFFH

### MBM29PL160TD Top Boot Sector Architecture


Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	16 Kbytes or 8 Kwords	000000H to 003FFFH	00000H to 01FFFH
SA1	8 Kbytes or 4 Kwords	004000H to 005FFFH	02000H to 02FFFH
SA2	8 Kbytes or 4 Kwords	006000H to 007FFFH	03000H to 03FFFH
SA3	224 Kbytes or 112 Kwords	008000H to 03FFFFH	04000H to 1FFFFH
SA4	256 Kbytes or 128 Kwords	040000H to 07FFFFH	20000H to 3FFFFH
SA5	256 Kbytes or 128 Kwords	080000H to 0BFFFFH	40000H to 5FFFFH
SA6	256 Kbytes or 128 Kwords	0C0000H to 0FFFFFH	60000H to 7FFFFH
SA7	256 Kbytes or 128 Kwords	100000H to 13FFFFH	80000H to 9FFFFH
SA8	256 Kbytes or 128 Kwords	140000H to 17FFFFH	A0000H to BFFFFH
SA9	256 Kbytes or 128 Kwords	180000H to 1BFFFFH	C0000H to DFFFFH
SA10	256 Kbytes or 128 Kwords	1C0000H to 1FFFFFH	E0000H to FFFFFH

MBM29PL160BD Bottom Boot Sector Architecture


### **■ PRODUCT LINE UP**

Par	t No.	MBM29PL160TD/160BD					
Ordering Part No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	-75	-90				
Max. Address Access Tim	ne (ns)	75	90				
Max. Page Address Acces	ss Time (ns)	25	35				
Max. CE Access Time (ns	3)	75	90				
Max. OE Access Time (no	3)	25	35				

### **■ BLOCK DIAGRAM**



### **■ CONNECTION DIAGRAMS**



### **■ LOGIC SYMBOL**




Table 1 MBM29PL160TD/BD Pin Configuration

Pin	Function
A-1, A0 to A19	Address Inputs
DQ0 to DQ15	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
BYTE	Selects 8-bit or 16-bit mode
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

### **■ DEVICE BUS OPERATIONS**

Table 2 MBM29PL160TD/BD User Bus Operation (BYTE = V<sub>IH</sub>)

Operation	CE	ŌĒ	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>15</sub>
Auto-Select Manufacture Code (1)	L	L	Н	L	L	L	VID	Code
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code
Read (3)	L	L	Н	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>D</b> оит
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z
Write (Program/Erase)	L	Н	L	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DIN
Enable Sector Protection (2), (4)	L	VID	T	L	Н	L	VID	Х
Verify Sector Protection (2), (4)	L	L	Н	L	Н	L	VID	Code

Table 3 MBM29PL160TD/BD User Bus Operation (BYTE = V<sub>IL</sub>)

Operation	CE	ŌĒ	WE	DQ <sub>15</sub> / A <sub>-1</sub>	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ₀ to DQ <sub>7</sub>
Auto-Select Manufacture Code (1)	L	L	Н	L	L	L	L	VID	Code
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	VID	Code
Read (3)	L	L	Н	<b>A</b> -1	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>D</b> оυт
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z
Write (Program/Erase)	L	Н	L	A-1	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	Din
Enable Sector Protection (2), (4)	L	VID	ப	L	L	Н	L	VID	Х
Verify Sector Protection (2), (4)	L	L	Н	L	L	Н	L	VID	Code

**Legend:** L =  $V_{IL}$ , H =  $V_{IH}$ , X =  $V_{IL}$  or  $V_{IH}$ .  $\Box \Gamma$  = pulse input. See DC Characteristics for voltage levels.

**Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 7.

- 2. Refer to the section on Sector Protection.
- 3.  $\overline{\text{WE}}$  can be  $V_{\text{IL}}$  if  $\overline{\text{OE}}$  is  $V_{\text{IL}}$ ,  $\overline{\text{OE}}$  at  $V_{\text{IH}}$  initiates the write operations.
- 4.  $Vcc = 3.3 V \pm 10\%$

#### **■ FUNCTIONAL DESCRIPTION**

#### **Random Read Mode**

The MBM29PL160TD/BD has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least  $t_{ACC}$  -  $t_{OE}$  time.) See Figure 5.1 for timing specifications. When reading out a data without changing addresses after powe-up, it is necessary to input hardware reset or to change  $\overline{CE}$  pin from "H" to "L".

### Page Read Mode

The MBM29PL160TD/BD is capable of fast Page read mode and is compatible with the Page mode MASK ROM read operation. This mode provides faster read access speed for random locations within a page. The Page size of the MBM29PL160TD/BD device is 8 words, or 16 bytes, within the appropriate Page being selected by the higheraddress bits  $A_0$  to  $A_2$  (in the word mode) and  $A_{-1}$  to  $A_2$  (in the byte mode) determining the specific word/bytewithin that page. This is an asynchronous operation with the microprocessor supplying the specific word or byte location.

The rondom or initial page access is equal to tacc and subsequent Page read access (as long as the locations specified by the microprocessor fall within that Page) is equivalent to tracc. Here again, CE selects the device and OE is the output control and should be used to gate data to the output pins if the device is selected. Fast Page mode accesses are obtained by keeping A<sub>3</sub> to A<sub>19</sub> constant and changing A<sub>0</sub> to A<sub>2</sub> to select the specific word, or changing A<sub>-1</sub> to A<sub>2</sub> to select the specific byte, within that page. See Figure 5.2 for timing specifications.

#### Standby Mode

The MBM29PL160TD/BD has a standby mode, a CMOS standby mode ( $\overline{CE}$  input hel at Vcc ±0.3 V.), when the current consumed is less than 50  $\mu$ A. During Embedded Algorithm operation, Vcc Active current (Icc2) is required even  $\overline{CE}$  = "H". The device can be read with standard access time (tcE) from standby modes.

In the standby mode, the outputs are in the high-impedance state, independent of the  $\overline{OE}$  input. If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

#### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29PL160TD/BD data. This mode can be used effectively with an application requesting low power consumption such as handy terminals.

To activate this mode, MBM29PL160TD/BD automatically switches itself to low power mode when addresses remain stable for 150 ns. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$  in this mode. During such mode, the current consumed is typically 50  $\mu$ A (CMOS Level).

Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

### **Output Disable**

If the  $\overline{OE}$  input is at a logic high level (V<sub>IH</sub>), output from the device is disabled. This will cause the output pins to be in a high-impedance state.

#### **Autoselect**

The Autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. The intent is to allow programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors. (See Tables 4.1 and 4.2.) This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the devices outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are DON'T CARES except  $A_0$ ,  $A_1$ , and  $A_6$  ( $A_{-1}$ ). (See Table 2 or Table 3.) (Recomend to set VIL for the other addresses pins.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29PL160TD/BD is erased or programmed in a system without access to high voltage on the A<sub>9</sub> pin. The command sequence is illustrated in Table 7, Command Definitions.

Word 0 ( $A_0 = V_{IL}$ ) represents the manufacture's code and word 1 ( $A_0 = V_{IH}$ ) represents the device identifier code. For the MBM29PL160TD/BD these two bytes are given in the Table 4.2. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the Autoselect,  $A_1$  must be  $V_{IL}$ . (See Tables 2 or 3.)

If  $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IL}}$  (for byte mode), the device code is 27H (for top boot block) or 45H (for bottom boot block). If  $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IH}}$  (for word mode), the device code is 2227H (for top boot block) or 2245H (for bottom boot block).

In order to determine which sectors are write protected, A<sub>1</sub> must be at V<sub>IH</sub> while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ<sub>0</sub> (DQ<sub>0</sub> =1).

Table 4.1 MBM29PL160TD/BD Sector Protection Verify Autoselect Code

	Туре		A <sub>12</sub> to A <sub>19</sub>	<b>A</b> 6	<b>A</b> 1	<b>A</b> ο	<b>A</b> -1*1	Code (HEX)
Manufacture's	Code	Х	VIL	VıL	VIL	VıL	04H	
	MRM20DI 160TD	Byte	Х	VIL	VIL	ViH	VıL	27H
MBM29PL160TD -		Word	^	VIL	VIL	VIH	Х	2227H
Device Code	MBM29PL160BD	Byte	Х	VIL	VIL	Vih	VıL	45H
	MIDINIZALTIONED	Word	^	VIL	VIL	VIH	Х	2245H
Sector Protecti	on		Sector Addresses	VIL	VIH	VIL	VıL	01H*2
Temporary Sec	tor Unprotection		Х	VIL	ViH	Vıн	VıL	01H* <sup>3</sup>

<sup>\*1:</sup> A-1 is for Byte mode.

**Table 4.2 Expanded Autoselect Code Table** 

Туре			Code	<b>DQ</b> <sub>15</sub>	DQ <sub>14</sub>	<b>DQ</b> <sub>13</sub>	<b>DQ</b> <sub>12</sub>	DQ <sub>11</sub>	DQ <sub>10</sub>	DQ <sub>9</sub>	DQ8	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀
Manufa	Manufacture's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29PL160TD	(B)	27H	<b>A</b> -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	0	1	0	0	1	1	1
Device	MBM29PL1601D	(W)	2227H	0	0	1	0	0	0	1	0	1	0	1	0	0	1	1	1
Code	MBM29PL160BD	(B)	45H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	0	0	1	0	1
	MIDINIZ9PL 100BD	(W)	2245H	0	0	1	0	0	0	1	0	0	1	0	0	0	1	0	1
Sector Protection			01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Temporary Sector Unprotection		01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

(B): Byte mode (W): Word mode

<sup>\*2:</sup> Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

<sup>\*3:</sup> Outputs 01H at Temporary Sector Unprotect and outputs 00H at Non Temporary Sector Unprotect.

Table 5 Sector Address Tables (MBM29PL160TD)

Sector Address	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	Х	Х	Х	Х	Х	000000H to 03FFFFH	00000H to 1FFFFH
SA1	0	0	1	Х	Х	Х	Х	Х	040000H to 07FFFFH	20000H to 3FFFFH
SA2	0	1	0	Х	Х	Х	Х	Х	080000H to 0BFFFFH	40000H to 5FFFFH
SA3	0	1	1	Х	Х	Х	Х	Х	0C0000H to 0FFFFH	60000H to 7FFFFH
SA4	1	0	0	Х	Х	Х	Х	Х	100000H to 13FFFFH	80000H to 9FFFFH
SA5	1	0	1	Х	Х	Х	Х	Х	140000H to 17FFFFH	A0000H to BFFFFH
SA6	1	1	0	Х	Х	Х	Х	Х	180000H to 1BFFFFH	C0000H to DFFFFH
SA7	1	1	1		000	00 - 11	011		1C0000H to 1F7FFFH	E0000H to FBFFFH
SA8	1	1	1	1	1	1	0	0	1F8000H to 1F9FFFH	FC000H to FCFFFH
SA9	1	1	1	1	1	1	0	1	1FA000H to 1FBFFFH	FD000H to FDFFFH
SA10	1	1	1	1	1	1	1	Х	1FC000H to 1FFFFFH	FE000H to FFFFFH

Table 6 Sector Address Tables (MBM29PL160BD)

Sector Address	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	0	0	Χ	000000H to 003FFFH	00000H to 01FFFH
SA1	0	0	0	0	0	0	1	0	004000H to 005FFFH	02000H to 02FFFH
SA2	0	0	0	0	0	0	1	1	006000H to 007FFFH	03000H to 03FFFH
SA3	0	0	0		001	00 - 11	111		008000H to 03FFFFH	04000H to 1FFFFH
SA4	0	0	1	Х	Χ	Х	Χ	Χ	040000H to 07FFFFH	20000H to 3FFFFH
SA5	0	1	0	Х	Χ	Х	Х	Χ	080000H to 0BFFFFH	40000H to 5FFFFH
SA6	0	1	1	Х	Х	Х	Х	Χ	0C0000H to 0FFFFH	60000H to 7FFFFH
SA7	1	0	0	Х	Χ	Х	Х	Χ	100000H to 13FFFFH	80000H to 9FFFFH
SA8	1	0	1	Х	Χ	Х	Х	Χ	140000H to 17FFFFH	A0000H to BFFFFH
SA9	1	1	0	Х	Χ	Х	Х	Х	180000H to 1BFFFFH	C0000H to DFFFFH
SA10	1	1	1	Х	Χ	Х	Х	Χ	1C0000H to 1FFFFFH	E0000H to FFFFFH

#### Write

Device erasure and programming are accomplished via the command register. The command register is written by bringing  $\overline{WE}$  to  $V_{\mathbb{L}}$ , while  $\overline{CE}$  is at  $V_{\mathbb{L}}$  and  $\overline{OE}$  is at  $V_{\mathbb{H}}$ . Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs later, while data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$  pulse, whichever occurs first. Standard microprocessor write timings are used. See Figures 6 to 8.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The MBM29PL160TD/BD features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 10). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $A_0 = A_6 = V_{IL}$ ,  $A_1 = V_{IH}$ . The sector addresses pins ( $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the eleven (11) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{WE}$  pulse. See figures 14 and 20 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses ( $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) while ( $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will read 00H for an unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ , and  $A_6$  are DON'T CARES. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.  $A_{-1}$  requires to  $V_{IL}$  in byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses pins ( $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) represents the sector address will produce a logical "1" at DQ $_0$  for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

#### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29PL160TD/BD devices in order to change data. The Temporary Sector Unprotection mode is activated by command register. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the mode is taken away using command register, all the previously protected sectors will be protected again. (See Figures 20.)

Table 7 MBM29PL160TD/BD Standard Command Definitions

Comma Sequen		Bus Write Cycles Req'd	First Write		Seco Bu Write	S	Third Write		Fourth Read/ Cyc	Write	Fifth Write		Sixth Write	
(Notes 1, 2	, 3, 5)	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset (Note 6)	Word /Byte	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD				
(Note 6)	Byte	3	AAAH	ААП	555H	ээп	AAAH	гип	KA	KD	_	_		_
Autoselect	Word	3	555H	AAH	2AAH	55H	555H	90H						
Autoseiect	Byte	3	AAAH	ААП	555H	ээп	AAAH	9011	_	_	_	_		_
Byte/Word	Word	4	555H		2AAH		555H	A 01.1	DA	DD				
Program (Notes 3, 4)	Byte	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	_		_	_
Chip Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Chip Liase	Byte	O	AAAH	7711	555H	3311	AAAH	0011	AAAH	7711	555H	3311	AAAH	1011
Sector Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
(Note 3)	Byte	O	AAAH	7711	555H	3311	AAAH	0011	AAAH	7711	555H	3311	37	3011
Sector Erase Suspend	Word /Byte	1	XXXH	вон	_	_	_	_	_		_	_	_	_
Sector Erase Resume	Word /Byte	1	XXXH	30H	_	_	_	_	_	_	_	_	_	
Temporary	Word	4	555H		2AAH	5511	555H	<b>5011</b>	V/V// I	0411				
Unprotect Enable	Byte	4	AAAH	AAH	555H	55H	AAAH	E0H	XXXH	01H	_	_	_	
Temporary	Word	4	555H		2AAH		555H	EQ. :	VVVII	0011				
Unprotect Disable	Byte	4	AAAH	AAH	555H	55H	AAAH	E0H	XXXH	00H		_	_	

**Notes:** 1. Address bits  $A_{11}$  to  $A_{19} = X =$  "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

- 2. Bus operations are defined in Tables 2 and 3.
- 3. RA =Address of the memory location to be read.
  - PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
  - SA =Address of the sector to be erased. The combination of A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
- 4. RD =Data read from location RA during read operation.
  - PD =Data to be programmed at location PA. Data is latched on the rising edge of WE.
- 5. The system should generate the following address patterns:
  - Word Mode: 555H or 2AAH to addresses Ao to A10
  - Byte Mode: AAAH or 555H to addresses A-1 to A<sub>10</sub>
- 6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Table 8 MBM29PL160TD/BD Extended Command Definitions

Command Sequence		Bus Write	First Bus Write Cycle			d Bus Cycle	Third Write	l Bus Cycle	Fourth Bus Read Cycle		
		Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Set to Fast Word Mode Byte		3	555H	AAH	2AAH	- 55H	555H	20H			
		3	AAAH	ΔΔΠ	555H	3311	AAAH	2011	_	_	
Fast Program *1	Word	2	XXXH	A0H	PA	PD					
rasi riogiaiii i	Byte	2	XXXH	AUT	FA	FD	_	_	_	_	
Reset from Fast	Word	2	XXXH	90H	XXXH	F0H *3					
Mode *1	Byte	2	XXXH	9011	XXXH	FULL 3	_	_	_	_	
Query	Word	2	55H	98H							
Command *2	Byte		AAH	901	_	_	_	_	_	_	

SPA: Sector Address to be protected. Set sector address (SA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .

SD: Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

- \*1. This command is valid while fast mode.
- \*2. Addresses from system set to A₀ to A₆. The other addresses are "Don't care".
- \*3. The data" 00H" is also acceptable.

#### **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in an improper sequence will reset the device to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at  $DQ_0$  to  $DQ_7$  and  $DQ_8$  to  $DQ_{15}$  bits are ignored.

#### Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to read mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory contents occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for specific timing parameters. (See Figure 5.1 and 5.2.)

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufactures and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the last command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for  $\times$ 16 (XX02H for  $\times$ 8) retrieves the device code (MBM29PL160TD = 27H and

MBM29PL160BD = 45H for  $\times 8$  mode; MBM29PL160TD = 2227H and MBM29PL160BD = 2245H for  $\times 16$  mode). (See Tables 4.1 and 4.2.)

All manufactures and device codes will exhibit odd parity with DQ $_7$  defined as the parity bit. The sector state (protection or unprotection) will be indicated by address XX02H for ×16 (XX04H for ×8). Scanning the sector addresses (A $_{19}$ , A $_{18}$ , A $_{17}$ , A $_{16}$ , A $_{15}$ , A $_{14}$ , A $_{13}$ , and A $_{12}$ ) while (A $_6$ , A $_1$ , A $_0$ ) = (0, 1, 0) will produce a logical "1" at device output DQ $_0$  for a protected sector. The programming verification should be perform margin mode verification on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register and, also to write the Autoselect command during the operation, by executing it after writing the Read/Reset command sequence.

### **Word/Byte Programming**

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of the last  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. (See Figures 6 and 7.)

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the device return to the read mode and addresses are no longer latched. (See Table 9, Hardware Sequence Flags.) Therefore, the device requires that a valid address be supplied by the system at this time. Hence,  $\overline{D}$  ata Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occures during the programming operation, it is impossible to guarantee whether the data being written is correct or not.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 16 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

#### Chip Erase

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. (Preprogram Function.) The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the device returns to read mode. (See Figure 8.)

Figure 17 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{\text{WE}}$ , while the command (Data = 30H) is latched on the rising edge of  $\overline{\text{WE}}$ . After a time-out of 50  $\mu$ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing six-bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset. Monitor DQ3 to determine if the sector erase timer window is still open. (See section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once excution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 10).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram Function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations. (See Figure 8.)

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the  $\overline{WE}$  pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section) at which time the device returns to the read mode.  $\overline{Data}$  polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time]  $\times$  Number of Sector Erase.

Figure 17 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

### **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20  $\mu$ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/  $\overline{BY}$  output pin and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause  $DQ_2$  to toggle. (See the section on  $DQ_2$ .)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by  $\overline{Data}$  polling of  $DQ_7$  and the Toggle Bit ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### **Extended Command**

#### (1) Fast Mode

MBM29PL160TD/BD has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 22 Extended algorithm.) The  $V_{CC}$  active current is required even  $\overline{CE} = V_{IH}$  during Fast Mode.

### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 22 Extended algorithm.)

#### (3) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. Following the command write, a read cycle from specific address retrives device information. Please note that output data of upper byte (DQ<sub>8</sub> to DQ<sub>15</sub>) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register.

### **Write Operation Status**

Table 9 Hardware Sequence Flags

	Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ₃	DQ <sub>2</sub>
	Embedded Program Algorithm		DQ <sub>7</sub>	Toggle	0	0	1
	Embedded/Erase Algorithm		0	Toggle	0	1	Toggle
In Progress	Erase Suspend Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded Program Algorithm		DQ <sub>7</sub>	Toggle	1	0	1
Exceeded Time Limits	Embedded/Erase Algorithm		0	Toggle	1	1	N/A
	Erase Suspend Program (Non-Erase Suspended Sector)		ŪQ <sub>7</sub>	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.
- 3. DQ<sub>0</sub> and DQ<sub>1</sub> are reserve pins for future use.
- 4. DQ4 is Fujitsu internal use only.

#### DQ<sub>7</sub>

### **Data** Polling

The MBM29PL160TD/BD device features  $\overline{Data}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the devices will produce the complement of the data last written to  $DQ_7$ . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to  $DQ_7$ . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the  $DQ_7$  output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the  $DQ_7$  output. The flowchart for  $\overline{Data}$  Polling ( $DQ_7$ ) is shown in Figure 18.

For chip erase and sector erase,  $\overline{Data}$  Polling is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six-write pulse sequence.  $\overline{Data}$  Polling must be performed at a sector address within any of the sectors being erased and not at a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29PL160TD/BD data pins ( $\overline{DQ_7}$ ) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the device is driving status information on  $\overline{DQ_7}$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $\overline{DQ_7}$  output, it may read the status or valid data. Even if the device has completed the Embedded Program Algorithm operation and  $\overline{DQ_7}$  has a valid data, the data outputs on  $\overline{DQ_0}$  to  $\overline{DQ_0}$  may be still invalid. The valid data on  $\overline{DQ_0}$  to  $\overline{DQ_7}$  will be read on successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See Figure 9 for the Data Polling timing specifications and diagrams.

#### $DQ_6$

### Toggle Bit I

The MBM29PL160TD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data can be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the sixwrite pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1  $\mu$ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100  $\mu$ s and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle.

See Figure 10 and Figure 19 for the Toggle Bit I timing specifications and diagrams.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions. The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Tables 2 and 3.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  and  $DQ_6$  never stops toggling. Once the device has exceeded timing limits, the  $DQ_5$  bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

#### DQ<sub>3</sub>

#### **Sector Erase Timer**

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If  $\overline{\text{Data}}$  Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by  $\overline{\text{Data}}$  Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> is high on the second status check, the command may not have been accepted.

See Table 9: Hardware Sequence Flags.

#### $DQ_2$

#### Toggle Bit II

This Toggle Bit II, along with DQ<sub>6</sub>, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at  $DQ_2$ .

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ<sub>2</sub> and DQ<sub>6</sub> can be used together to determine if the erase-suspend-read mode is in progress. (DQ<sub>2</sub> toggles while DQ<sub>6</sub> does not.) See also Table 10 and Figure 15.

Furthermore,  $DQ_2$  can also be used to determine which sector is being erased. When the device is in the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	ŪQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle
Erase Suspend Read (Erase Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	ŪQ <sub>7</sub>	Toggle (Note 1)	1 (Note 2)

Table 10 Toggle Bit Status

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

#### Word/Byte Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29PL160TD/BD device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ0 to DQ15. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ15/A-1 pin becomes the lowest address bit and DQ8 to DQ14 bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ0 to DQ7 and DQ8 to DQ15 bits are ignored. Refer to Figures 11 to 13 for the timing diagrams.

#### **Data Protection**

The MBM29PL160TD/BD is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequence.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than 2.3 V (typically 2.4 V). If  $V_{\rm CC}$  <  $V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above 2.3 V.

If the Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) will need to be erased again prior to programming.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not change the command registers.

#### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write,  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

### **Power-up Write Inhibit**

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to read mode on power-up.

Table 11 Common Flash Memory Interface Code

Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Query-unique ASCII string "QRY"	10h	0051h
"QRY"	11h 12h	0052h 0059h
Primary OEM Command Set	13h	0002h
2h: AMD/FJ standard type	14h	0000h
Address for Primary	15h	0040h
Extended Table	16h	0000h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h
Vcc Min. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Bh	0027h
Vcc Max. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Ch	0036h
V <sub>PP</sub> Min. voltage	1Dh	0000h
VPP Max. voltage	1Eh	0000h
Typical timeout per single byte/word write 2 <sup>N</sup> μs	1Fh	0004h
Typical timeout for Min. size buffer write 2 <sup>N</sup> μs	20h	0000h
Typical timeout per individual block erase 2 <sup>N</sup> ms	21h	000Ah
Typical timeout for full chip erase 2 <sup>N</sup> ms	22h	0000h
Max. timeout for byte/word write 2 <sup>N</sup> times typical	23h	0005h
Max. timeout for buffer write 2 <sup>N</sup> times typical	24h	0000h
Max. timeout per individual block erase 2 <sup>N</sup> times typical	25h	0004h
Max. timeout for full chip erase 2 <sup>N</sup> times typical	26h	0000h
Device Size = 2 <sup>N</sup> byte	27h	0015h
Flash Device Interface	28h	0002h
description	29h	0000h
Max. number of byte in multi-byte write = 2 <sup>N</sup>	2Ah 2Bh	0000h 0000h
Number of Erase Block Regions within device	2Ch	0004h
Erase Block Region 1	2Dh	0000h
Information	2Eh	0000h
	2Fh 30h	0040h 0000h
	5011	000011

Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Erase Block Region 2	31h	0001h
Information	32h	0000h
	33h	0020h
	34h	0000h
Erase Block Region 3	35h	0000h
Information	36h	0000h
	37h 38h	0080h 0003h
5 5 5 5		
Erase Block Region 4 Information	39h	0006h
mormation	3Ah	0000h 0000h
	3Bh 3Ch	0000h 0004h
0		
Query-unique ASCII string "PRI"	40h 41h	0050h 0052h
T IXI	4111 42h	0032H 0049h
Major varajon number ASCII		0043H
Major version number, ASCII	43h	
Minor version number, ASCII	44h	0030h
Address Sensitive Unlock 0 = Required 1 = Not Required	45h	0000h
Erase Suspend 0 = Not Supported 1 = To Read Only 2 = To Read & Write	46h	0002h
Sector Protect 0 = Not Supported X = Number of sectors in per group	47h	0001h
Sector Temporary Unprotect 00 = Not Supported 01 = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank2	4Ah	00h
Burst Mode Type 00 = Not supported	4Bh	00h
Page Mode Type 00 = Not supported 01 = 4 word Page 02 = 8 word Page	4Ch	02h

#### ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with respect to Ground All pins except A <sub>9</sub> , $\overline{OE}$ , and $\overline{RESET}$ (Note 1)	0.5 V to +5.5 V
Vcc (Note 1)	0.5 V to +4.0 V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ (Note 2)	0.5 V to +13.0 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are 6.0V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are −0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins may negative overshoot V<sub>SS</sub> to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are +13.0 V which may positive overshoot to 13.5 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V<sub>IN</sub> − V<sub>CC</sub>) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING RANGES

Ambient Temperature (T <sub>A</sub> )	
MBM29PL160TD/BD-75	–20°C to +70°C
MBM29PL160TD/BD-90	40°C to +85°C
Vcc Supply Voltages	
MBM29PL160TD/BD-75/90	+2.7 V to +3.6 V


Operating ranges define those limits between which the functionality of the device is quaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■ MAXIMUM OVERSHOOT**







### **■ DC CHARACTERISTICS**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vc	-1.0	+1.0	μΑ	
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = V	-1.0	+1.0	μA	
Ішт	A <sub>9</sub> , <del>OE</del> , <del>RESET</del> Inputs Leakage Current	Vcc = Vcc Max., A <sub>9</sub> , <del>OE</del> = 12.5 V	_	35	μA	
la	V Active Current (Nete 4)	<del>CE</del> = V <sub>IL</sub> , <del>OE</del> = V <sub>IH</sub> f = 10 MHz		_	70	mA
Icc <sub>1</sub>	Vcc Active Current (Note 1)	CE = Vіі, OE = Vін f = 5 MHz	_	40	mA	
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH		_	35	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{\text{CE}}$ = Vc	c±0.3 V,	_	5	μΑ
Icc4	Vcc Current (Automatic Sleep Mode) (Note 3)	$V_{CC} = V_{CC} \text{ Max.}, \overline{CE} = V_{S}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.00$	_	5	μA	
,	Vcc Active Current	CE = VIL, OE = VIH	30MHz	_	12	mA
Icc5	(Page Read Mode)	CE = VIL, OE = VIH	40MHz	_	15	mA
VIL	Input Low Level	_	1	-0.5	0.8	V
VIH	Input High Level (Note 5)	_		2.0	5.5	V
VID	Voltage for Autoselect, Sector Protection (A <sub>9</sub> , OE) (Note 4, 5)	_		11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc N	⁄lin.	_	0.45	V
Vон1	Output High Voltage Level	Iон = −2.0 mA, Vcc = Vcc Min.		2.4	_	V
V <sub>OH2</sub>	Output High Voltage Level	Іон = −100 μА		Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage			2.3	2.5	V

**Notes:** 1. The loc current listed includes both the DC operating current and the frequency dependent component.

- 2. lcc active while Embedded Erase or Embedded Program is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. Applicable for only sector protection.
- 5. The input voltage must be input after Vcc is valid.

### **■ AC CHARACTERISTICS**

• Read Only Operations Characteristics


Parameter Symbols		Description	Test Setup		-75 (Note)	-90 (Note)	Unit
JEDEC	Standard	•		•	(NOte)	(Note)	
tavav	trc	Read Cycle Time	_	Min.	75	90	ns
tavqv	tacc	Address to Output Delay	$\frac{\overline{CE}}{\overline{OE}} = V_{IL}$ Max.		75	90	ns
_	<b>t</b> PRC	Page Read Cycle Time	_	Min.	25	35	ns
_	<b>t</b> PACC	Page Address to Output Delay	<u>CE</u> = V <sub>IL</sub> <u>OE</u> = V <sub>IL</sub>	Max.	25	35	ns
<b>t</b> ELQV	<b>t</b> CE	Chip Enable to Output Delay	OE = VIL	Max.	75	90	ns
<b>t</b> GLQV	<b>t</b> oE	Output Enable to Output Delay	_	Max.	25	35	ns
<b>t</b> ehqz	<b>t</b> DF	Chip Enable to Output HIGH-Z	_	Max.	20	30	ns
<b>t</b> GHQZ	<b>t</b> DF	Output Enable to Output HIGH-Z	_	Max.	20	30	ns
taxqx	tон	Output Hold Time From Address, CE or OE, Whichever Occurs First	_	Min.	4	5	ns
_	telfl telfh	CE or BYTE Switching Low or High	_	Max.	4	5	ns

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29PL160TD/BD-75)

1 TTL gate and 100 pF (MBM29PL160TD/BD-90)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



### • Write (Erase/Program) Operations


Parameter Symbols		Description				MBM29PL160TD/BD		Unit
JEDEC	Standard	Description				-75	-90	Unit
tavav	twc	Write Cycle Time	)		Min.	75	90	ns
<b>t</b> avwl	tas	Address Setup T	Address Setup Time			0	0	ns
twlax	<b>t</b> AH	Address Hold Tir	Address Hold Time		Min.	45	45	ns
<b>t</b> DVWH	tos	Data Setup Time			Min.	35	45	ns
twhdx	tон	Data Hold Time			Min.	0	0	ns
_	toes	Output Enable S	etup Time		Min.	0	0	ns
	_	Output Enable			Min.	0	0	ns
_	<b>t</b> oeh	Hold Time			Min.	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover Ti	me Before Write		Min.	0	0	ns
<b>t</b> GHEL	<b>t</b> GHEL		Read Recover Time Before Write (OE High to CE Low)		Min.	0	0	ns
<b>t</b> ELWL	tcs	CE Setup Time			Min.	0	0	ns
twlel	tws	WE Setup Time			Min.	0	0	ns
twheh	tсн	CE Hold Time			Min.	0	0	ns
<b>t</b> EHWH	twн	WE Hold Time		Min.	0	0	ns	
twLwH	twp	Write Pulse Width		Min.	35	35	ns	
<b>t</b> ELEH	<b>t</b> CP	CE Pulse Width		Min.	35	35	ns	
twhwl	<b>t</b> wph	Write Pulse Width High		Min.	20	30	ns	
<b>t</b> EHEL	tсрн	CE Pulse Width	High		Min.	20	30	ns
	_	Dra ava maria a Or	a ratio a	Byte	_	8.6	8.6	μs
<b>t</b> whwh1	twhwh1	Programming Op	eration	Word	Тур.	12.6	12.6	
twhwh2	<b>t</b> whwh2	Sector Erase Op	eration (Note 1)		Тур.	4.8	4.8	sec
_	<b>t</b> EOE	Delay Time from	Embedded Output Enable		Max.	75	90	ns
_	tvcs	Vcc Setup Time			Min.	50	50	μs
_	<b>t</b> vlht	Voltage Transition	n Time (Note 2)		Min.	4	4	μs
_	twpp	Write Pulse Widt	h (Note 2)		Min.	100	100	μs
_	<b>t</b> OESP	OE Setup Time to WE Active (Note 2)		Min.	4	4	μs	
_	tcsp	CE Setup Time to WE Active (Note 2)		Min.	4	4	μs	
_	<b>t</b> RB	Recover Time Fr	om RY/BY		Min.	0	0	ns
_	<b>t</b> FLQZ	BYTE Switching	Low to Output HIGH-Z		Max.	30	30	ns
_	<b>t</b> FHQV	BYTE Switching	High to Output Active		Min.	40	30	ns


**Notes:** 1. This does not include the preprogramming time.


<sup>2.</sup> This timing is for Sector Protection operation.


### **■ SWITCHING WAVEFORMS**

• Key to Switching Waveforms










**Notes:** 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at word address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the  $\times 16$  mode. (The addresses differ from  $\times 8$  mode.)


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations




**Notes:** 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at word address.
- 3.  $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations








\* : DQ<sub>7</sub> = Valid Data (The device has completed the Embedded operation.)


Figure 9 AC Waveforms for Data Polling during Embedded Algorithm Operations


















### **■ FLOW CHART**












\*: DQ $_6$  is rechecked even if DQ $_5$  = "1" because DQ $_6$  may stop toggling at the same time as DQ $_5$  changing to "1".

Figure 19 Toggle Bit Algorithm







### **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Comments	
Farameter	Min.	Тур.	Max.	Onit	Comments	
Sector Erase Time	_	4.8	60	sec	Excludes programming time prior to erasure	
Byte Programming Time	_	8.6	300	110	Excludes system-level	
Word Programming Time	_	12.6	360	μs	overhead	
Chip Programming Time	_	18	140	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles	_	

### **■ PIN CAPACITANCE**


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	6.0	7.5	pF
Соит	Output Capacitance	Vоит = 0	8.5	12.0	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8.0	11.5	pF

**Note:** Test conditions  $T_A = 25$ °C, f = 1.0 MHz


### **■ ORDERING INFORMATION**

#### **Standard Products**


Fujitsu standard products are available in several packages. The order number is formed by a combination of:




### **■ PACKAGE DIMENSIONS**



(Continued)



(Continued)



## **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9907

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance inherently a certain rate of

failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.